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Abstract A design approach for differential
CMOS Active Inductor with a self-resonant
frequency around 1.58GHz - 3.98GHz is
presented. The architecture is based on a
differential gyrator-C topology to transform
intrinsic capacitance of a MOSFET to the
emulated inductance. Due to high power
consumption of Active Inductor, only a
current source is used. This design has the
capability to tune the inductor and Q-factor
values from lOnH - 6OnH and 20 - 60
respectively. Furthermore, a new technique is
proposed to ensure smaller inductance value
can be achieved with smaller power
consumption and die area.
I. INTRODUCTION
Active inductor has a major role to play in
current situation in which compact designs with
high performance are in demands. Furthennore,
the capability to tune the inductance value with a
moderate Q-factor has been a good advantage to
the designer rather than to use passive inductors
like spiral and bonding wire as they exhibits fix
inductance value, poor Q-factor and require large
die area. Therefore, active inductor could be a
candidate to save die area and a solution for
design reliability.
II. DESIGN OF ACTIVE INDUCTOR
A. Design Architecture
A differential gyrator-C is the key element
to provide the inductance. This topology is
capable to transform the intrinsic capacitance to
the inductive behaviour [1]. A differential
gyrator-C structure is depicted in Fig. 1.
Fig 1: Differential gyrator-C Topology
From this architecture, the inductance
value and the frequency response, f0 are shown
below:
L-L= -c2
GmlGm2
1
-Gml Gm20 = I C' C2
°2x7 N C' C2
(1)
(2)
where Gm1 and Gm2 are the transconductance
and C1' and C2' are the parasitic capacitance
from the circuit.
Based on (1), the inductance value can be
tuned by increasing Gm, and Gm2 or by
decreasing C2' to have smaller inductance and
vise versa for bigger inductance. From (2), we
can see L is very important to control the f0.
B. Circuit Design
A circuit with bias network is depicted in
Fig 2. A gyrator is realized by connecting two
differential transconductance amplifiers back to
back.
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Fig 2: Schematic of the active inductor with bias
circuit
The current source, IL is realized by
NMOS and PMOS current mirrors. This circuit is
controlled by only 1 external current (IL,ef),
compared to 3 external currents needed by [3].
This technique introduce smaller power
consumption but sacrifice the Q-factor tune
ability. Therefore, a good design is needed to
make sure the Q-factor is high enough.
Compared to [2], this circuit uses a circuit
topology to reduce current consumption in the
negative resistance load and uses fewer cufrent
sources. This is realized by using PMOS current
sources instead of PMOS load transistor.
Transistors used as current sources provide lower
output conductivity than load transistors. This
design approach will lead to higher Q-factor.
C. Circuit Analysis
To analyze the circuit in Fig 2, all the
transistors are modeled with equivalent circuit
comprising the transconductance, gm, the output
conductivity, gds, and the capacitors, Cgs, Cgd and
Cdh. Cdb is included as it is almost as large as Cg,
for the short devices, used in this design.
To simplify the calculation, the model is
simplified as shows in Fig 3 where C1&2 is the
total effective capacitance between drain nodes
of the amplifier stage 1&2 and ground.
Parameter g1&2 iS the effective output
conductance at the drain node, the value of the
negative conductance is taken into account and
gm,&2 is the transconductance of the differential
pair transistor in stage 1&2.
Fig 3: Small signal, half ofthe differential-mode
equivalent circuit
With the equivalent circuit, the
differential-mode input impedance is calculated
as follows:
=2 g2 + sC2' (3)[ gmlgm2 +glg2 ] + s glC2' g2Cl' ] + s2Cl'C2
From equation (3), a simplified equivalent
circuit of active inductor in differential model is
shown in Fig 4.
Fig 4: Simplified Active Inductor model
where C,
follow:
R L and RL elements represent as
L- C2'gmlgm2
g2RL=2 g2gtnlgm2-
R = 12(gl)
C =C1/2
(4)
(5)
(6)
(7)
From (4), the inductance can be tuned via
gmIn and gM2 which is related to the ILrcf. The Q-
factor can be controlled to be as high as possible
by decreasing g2 and increasing gmn, and gm2
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III. DESIGN MOTIVATION
The main design motivation for active
inductor is to achieve smaller inductance value
with smaller power consumption. Based on (1)
and (2), Gm, and G,, play the major rule to
control the inductance values. Therefore, 'Lrefand
(WIL)2, 3, 5, 6 are the key point to have smaller
inductance values. This method can be applied
by increase the current and ratio of the selected
transistor. However, this technique tends to
increase power consumption and requires bigger
area. Furthermore, it is very difficult to maintain
the' self-resonant frequency as fo is also related
to G.,1 and G,,.
Therefore,, a new technique is needed to
achieved smaller inductance value with same fo.
IV. PROPOSED SOLUTION
The simplest solution to the previous
problem is by using a parallel active inductor, as
depicted in Fig 6.
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A. Active Inductor
For the simulation purposes, ILref iS sweep
from 600 jiA to 2.9 mA to get the inductance and
Q-factor values. To get an inductance of 10 nil,
ILre,f iS set to 2.9 mA. The DC current
consumption of active inductor is 11.6 mA. Fig 7
shows the simulated imnpedance for 20 nil where
the self resonance frequency of the active
inductor is 3.98 GH-z with Q=20.
If the current are reduced to ILef = 600 viA,
an inductance value of 60 nil is achieved with a
DC current consumption of 2.4 mA. The self-
resonant frequency decreases to 1.58 GH-z.
However, Q-factor is increase to 60. The
simulation for 60 nil is shown in Fig 8.
Freque-ncy (Hzs)
Fig. 7 Simulation result for 10 nHl
Fig 6 Parallel Active Inductor
Parallel Active Inductor = Active Inductor 1I
2
Furthermore, Q-factor and fo of the Parallel
Active Inductor have the previous values. The
analysis is discusses on the next section.
*Is true if Active Inductor 1 = Active Inductor 2
V. ANALYSIS AND RESULT
In this section, the result and analysis is divided
into 2 section:
a. Active Inductor
b. Parallel Active Inductor
This analysis was done based on 1.2 gim AMI
technology, provided by Mosis.
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Fig. 8 Simulation result for 60 nil
Q-factor becomes smaller when ILref iS
increase, this is because ILref tend to increase
output resistance (g2). This matter can be proved
using (8).
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Q=u 2pfoL
RL
= 2p fO C2
92
(8)
Self-resonant frequency is also related to
ILref. When ILref is increase, Gmi and G2 become
bigger and dominant to (2). This will cause
increase in f0. Therefore, it is quite difficult to
have smaller inductance value with lower f0.
The performance of the active inductor
based on Fig 2 is shown below.
|| |10 | 10nH-60riH|l | | 'Ac3.9 GHz- 1.58 GHz| | | | | g20-60|| || | l- 360 p_x21 Og
B. Parallel Active Inductor
Parallel Active Inductor is a technique to
overcome some of the previous problem.
To prove this statement, a 10 nH of
Parallel Active Inductor will be designed. Two
active inductors will be put in parallel. Each
active inductor is powered by lLef 1.2 mA, fo =
2.51 GHz, Q = 39 and inductance value of 20
nH. The simulation result is depicted below.
1E9 IE
Freqtuency (Hz)
Fig 9 Simulation result for Parallel Active Inductor
From the simulation, we have successfully
achieved inductance as small as 10 nH via
calculation from the simulation result.
Furthermore, it shows that f0 still have the
previous values, RL is becoming smaller and tend
to have better Q-factor = 42.7. The DC current
consumption is also smaller, about 9.6 mA.
However, this technique sacrifice die area(540i±
x 210.) as we need 2 active inductors.
To have a better comparison, a table to
compare the result of Parallel Active Inductor
and Active Inductor only is shown below.
lOnH lOnH
2.51 GHz 3.98 GHz
__ _ 42.7 20
9.6 mA 11.6 mA
I g $Area 5401±x2lOui 36Ojx2 Oai
A smaller inductance value with smaller
power consumption and better Q-factor is
achieved using this technique. Furthermore,
lower inductance value with lower self-resonant
frequency can be achieved.
VI. CONCLUSION
The design approach for CMOS active
inductor is presented to achieve inductance
tuning from lOnH- 60 nH with Q- 20 - 60. The
self resonant frequency for the active inductor is
1.58 GHz - 3.98 GHz with only I extemal
current, ILref. Instead of discussing on the active
inductor design, some design issues and design
motivation are discussed briefly to ensure the
targeted inductance value is achieved. Parallel
Active Inductor is proved to have smaller
inductance value, higher Q-factor, lower self-
resonant frequency but sacrifice die area.
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